DA7212 - Is there a need of continuous MCLK to enable PLL in SRM mode?

⚠️
Hi there.. thanks for coming to the forums. Exciting news! we’re now in the process of moving to our new forum platform that will offer better functionality and is contained within the main Dialog website. All posts and accounts have been migrated. We’re now accepting traffic on the new forum only - please POST any new threads at//www.xmece.com/support. We’ll be fixing bugs / optimising the searching and tagging over the coming days.
3 posts / 0 new
Last post
akshay_pandit
Offline
Last seen:2 years 2 months ago
加入:2018-09-21 07:56
DA7212 - Is there a need of continuous MCLK to enable PLL in SRM mode?

DA7212 has been used as slave I2S mode. For PLL to operate in SRM mode, does it requires continuous MCLK? In our case MCLK is not continuous, MCLK is generated when ever I2S transmit/receive occurs. So, I wanted to know do we require continuous MCLK?

Device:
bmcadam
Offline
Last seen:1 day 11 hours ago
工作人员
加入:2015-09-16 16:25
The clock is not required to

The clock is not required to be continuous though be present when transmitting / receiving data. Time is required to ensure that PLL_LOCK has been achieved, which can be verified through PLL_STATUS register.

akshay_pandit
Offline
Last seen:2 years 2 months ago
加入:2018-09-21 07:56
Thanks for your reply.

Thanks for your reply.
I've tried to set PLL in SRM mode and I'm getting 05 (SRM not locked to reference signal) through PLL_STATUS. Is there any reference code to enable PLL in SRM mode?