What's state does the spi pin when copy image from flash to sram completed?

⚠️
Hi there.. thanks for coming to the forums. Exciting news! we’re now in the process of moving to our new forum platform that will offer better functionality and is contained within the main Dialog website. All posts and accounts have been migrated. We’re now accepting traffic on the new forum only - please POST any new threads at//www.xmece.com/support. We’ll be fixing bugs / optimising the searching and tagging over the coming days.
4 posts / 0 new
Last post
cgha
Offline
Last seen:5 months 1 week ago
加入:2016-03-23 13:05
What's state does the spi pin when copy image from flash to sram completed?

年代ince I used the spi bus in my project, and I want to add the spi flash too, So I think when code copy finished, the rom bootloader should put the spi flash into sleep state and my application configure the spi bus to different pin set. So my question is when the spi has been mapped to new pin after code copy finished, will the boot pin P0.0 P0.3 P0.5 P0.6 influence the power consumption?

Device:
PM_Dialog
Offline
Last seen:2天4小时前
年代taff
加入:2018-02-08 11:03
Hi cgha,

Hi cgha,

请看看AN-B-001 : DA14580/581/583 Booting from serial interfacesuser manual form our support website. It is mentioned that upon completion of the SPI master process, all related pads are set to input and pulled down.

Thanks, PM_Dialog

cgha
Offline
Last seen:5 months 1 week ago
加入:2016-03-23 13:05
Thanks, now I see the pads

Thanks, the an-b-001 note if the DA14580 act as spi slave, after complete, the pads are set input and pulled down, does this also applicable to other scenarios?

PM_Dialog
Offline
Last seen:2天4小时前
年代taff
加入:2018-02-08 11:03
Hi cgha,

Hi cgha,

Yes, the GPIOs will remain input and pulldown after the device boots up.

Thanks, PM_Dialog